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Abstract—Power consumption and power conversion
efficiency have been two key parameters characterizing
the performance of electronic circuits since their dawn.
With the increasing demand of miniaturization, mobility
and portability of electronic industrial and consumer
equipment, low-power and high-efficiency circuits are in
high demand.
Possible energy sources to enable mobility and/or
portability are chemical (e.g. batteries, accumulators,
micro gas, engine, fuel cells), mechanical (e.g. elastic
energy in springs, vibrations, oscillations, ultrasound),
thermal (e.g. body heat), EM-Field (e.g. inductive coupling,
capacitive coupling, RF) and optical (photovoltaic cells).
They are a great number of applications for which low-
power operation can be replaced with remote-powered
operation. For optically remote powered operation, we
propose the use of optically injected circuits. This has the
following advantages: no need for off-chip photovoltaic
cells, i.e., reduced package complexity, no need for DC-to-
DC converters, i.e., improved conversion efficiency, no
need for a power distribution grid, i.e., no Joules losses,
and reduced interconnection complexity.
This paper studies the concept of optically injected logic
circuits and proposes their implementation in deep
submicron and beyond CMOS technologies. This paper
includes all the calculations and all the processes to
fabricate the digital logic circuits. These logic circuits can
be used in embedded micro-controllers where very low
power operation can be replaced by remote powered
operation. No local power source of any kind is necessary.
Specific areas of application are data acquisition and
control systems in bio-medical implants, space
applications, wireless fabrication facilities and wafer-scale
robots.
Index Terms— CMOS, logic, low power, Optical injection,
remote power.
I. NTRODUCTION
POWER consumption and power conversionefficiency have been two key parameters
characterizing the performance of electronic circuits
since their dawn. With the increasing demand of
miniaturization, mobility and portability of electronic
industrial and consumer
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equipment, low-power and high-efficiency circuits are
in high demand. Possible energy sources to enable
mobility andlor portability are chemical (e.g. batteries,
accumulators, micro gas, engine, fuel cells), mechanical
(e.g. elastic energy in springs, vibrations, oscillations,
ultrasound), thermal (e.g. body heat), EM-Field (e.g.
inductive coupling, capacitive coupling, RF) and optical
(photovoltaic cells).Each of these power sources has
advantages and disadvantages, depending on the
application’s specific environment in which they are
embedded.
They are a great number of applications for which low-
power operation can be replaced with remote-powered
operation. Remote-powered operation requires an
external device, commonly called an interrogator, to
provide the power. EM-Field, ultrasound and optical
energy are generally employed. We will further call the
interrogated equipmentldevice the target. At the target,
the incoming energy is converted to electrical energy
using a transducer, sensor or detector. Then a DC-to-DC
converter is used to generate the necessary supply
voltages.
For optically remote powered operation, we propose the
use of optically injected circuits in the target (Fig. 1.).
This has the following advantages: no need for off-chip
photovoltaic cells, i.e., reduced package complexity, no
need for DC-to-DC converters, i.e., improved
conversion efficiency, no need for a power distribution
grid, i.e., no Joules losses, and reduced interconnection
complexity.
II. OPTICALLY INJECTED LOGIC CIRCUITS
Injection logic circuits use basically a current source to
inject charge into the gate’s output node. Based on this
concept, an injected inverter would have the general
schematic diagram described in Fig.2. The current
source injects current into the node circuit continuously.
In a current-mode logic the switch is current controlled.
This can be accomplished using a NPN BJT for the
switch. In a voltage-mode logic the switch is voltage
controlled. This can be accomplished using an NMOS
for the switch.
In the current-mode logic let’s assume the switch is off
when it sources current and on when it sinks current.
When the switch is off the current source is sourcing
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current into the output node. The switch in the input of
the next gate is sinking this current and turns on. Thus a
logic value inversion occurs.
In the voltage-mode logic let us assume the switch is off
when the voltage at its input is low and on when it is
high. If the switch is off then, as before, the current
source is sourcing current into the output node. During
the switching phase this current charges the input (gate)
capacitor of the next switch. During the holding phase
(no switching) it holds the charge on this capacitor by
compensating for leakage currents. Note that in a real
voltage controlled switch this capacitor always exists.
Further, the switch in the input of the next gate is turned
on, and overall a logic value inversion occurs.
References [2] and [3] have simultaneously proposed
injection using a forward biased diode or BIT connected
in a diode configuration. Both circuit realizations are in
BJT technologies. These implementations have been
extensively developed and used in the past under the
generic name of 12L (Integrated Injection Logic)
circuits.
Reference [2] further proposed optical injection and
showed the successful implementation of a digital block
using such circuits. Optical injection is achieved by
building the current source in silicon using a large area
diode junction as a photovoltaic cell. Injection logic has
been applied in CMOS circuits in [4]. The injection
current source was there a diode connected PMOS.
In our work we have developed optically injected logic
circuits in a 0.18 ~im CMOS technology. In the next
paragraphs we describe gate topologies, component
sizing criteria and performance limits.
III. OPTICALLY INJECTED LOGIC CIRCUITS IN
CMOS
A. Gate topologies.
The basic building blocks of an optically
injected logic gate is shown in Fig.3. It is derived from
the generic topology presented in Fig.2. The injection
current source (ICS) is realized using a p+/n- well diode
as a photovoltaic cell. Also shown are the input node
capacitance and the output node capacitance. Both are
the sum of intrinsic transistor, diode and interconnects
parasitic capacitances.
Based on this building block, the topology and
operation of the inverter and the two-input nor gates
(Fig.4.) are straightforward. All other gates are then
built from these two gates.
B. Component Sizing.
In the basic building block (Fig.3.), the
transistor W/L ratio is chosen to be the minimum size
the target CMOS technology can offer. In our
case WI L — 0.27 pm /0.1 8pm. The reason for this size
is to minimize the parasitic capacitances that add to the
input and output node. These are directly proportional to
the drain and source layout areas and perimeters.
With the NMOS turned off, the diode working as a
photovoltaic cell can create at the output node no more
than about 0.5V. This is because beyond this forward
biasing point the forward current exceeds the reverse
photo generated current. The threshold voltage of the
transistor is also about 0.5 V. Still, as we will be seen
later, the drain to source courant ~D’ is sufficient to
consider the transistor on for our purposes. Observe that
future, smaller-size technologies target lower threshold
voltages and because the 0.5 V limit of the current
generating diode will not change, the circuits will scale
down with increased performance.
As already mentioned, the diode is built within an n
well island as a p+/n-well diode. Assuming a constant
incident optical power, the photo-generated current is
proportional to its area. A large photo-generated current
has a positive impact on driving the output node from
low to high, On the other hand, increasing its area has
two drawbacks. First, a too large area can create an
unacceptable large parasitic capacitance added to the
output node with negative impact on the gate’s
switching characteristics. Second, a large area means an
increased cost per gate. This can decrease the value of
these circuits when compared to others.
I. Determination of the gate oxide:
For high performance (and consequently high
power) CMOS, we may take 1.2MV/cm as the upper
limit of the gate oxide field:




1 Determination of the p-type doDinR in the
substrate:
Educated guess of the long channel threshold voltage:




With: Vss = I .5V
So 0.3V ≤ VTLC ≤ 0.375V
4
VTLC =VFB+Ø~+y..[~
Where - VFB is the Flatband voltage.
- ~tj is the surface potential of mos in strong
inversion.
- I’ is the body effect.
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VFB ‘PMS Obulk — Ogate
VFB ‘PMS = Øj~’ +
Where: - OMS is the contact potential of body material
to gate material.
The Polysilicon gate is doped N+ so:
OF~~ =-0.56V
(NA ~
VFB =OMS =—~XlnI——— —0.56V
‘\ ft
Where: - NA is the acceptor concentration in the P
well;
- Otis the thermal voltage (0.0259V at 300K);
And - n is the intrinsic carrier concentration
(1x1010.cm3 at 300 K).
~=2X0F +flXOt




Vmc.~ n(~4.~+~~4 * .J3~.N4 ~ xln(.~~*~~4
FSA=L2~+ ,~ + VGB
2
Long channel Threshold voltage vs.p.w.ll dopage
3. Determination of the junction depth:
On the one hand we want a junction depth X1 which
has to be as small as possible to achieve high
performance device (minimize leakage current). But on
the other hand a shallow junction involves cutting edge
process. Consequently it will dramatically raise the cost
associated with the NMOS. Here there is a trade off.
The cost is given by:
300—X,
F=Axe B
(X~ in A, A=lOO and B=300)
Where F = 0 represents the smallest cost and F = 100
the highest cost. We can not choose X. <300A. We
decided that F = 50 is an acceptable value. With
X~=500Awehave F=5l.3.
Determination of the short channel saturated threshold
voltage VTLC:
VTLc =4xS
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4. Determination of the effective threshold
voltage V
= ~“TLC + t~VTLc
Where:
t~ Vr~c VTLC — VTLC
AVTLC = 0.0273V = 27.33mV
So V =VTLC + i~VTLc = 0.369 + 0.0273 = 0.396V
5. Determination of the target value for the
scaling parameter 1:

























• ~ = 63493 V.cm~ = 63.493kV.cm’
ID=9.15x10A=0.09l5mA
The longitudinal field under full drive is very small
compared to the maximum allowed longitudinal field
(taken to be 650 kV/cm).
7. Determination of the full drive current for the
ultimate NMOS (L—~0):
• C0~ =6.71xl0’6F=0.671JF
• Fall — time = 7.94 x 10”s 79.94ps
• T~ =9.52x10’°s=0.952ns
• Die operating
= 3.5xl08Hz = 0.35GHZ
IV. PROCESSES OF FABRICATION
The starting material for deep submicron NMOS is 6”
n-type (5-10 Ohm.cm) wafers.
1~’ step: Alignment oxide.
We grow a 500 A silicon dioxide, in wet 02, using
bruce furnace 04 (Recipe # 250).
2’~ step: l’~ Level photolithography: P well
We use the automatic coat SVG Track with Shipley 812
resist.
Process:
• Dehydrate bake (200°C during 1 2osec);
• Coat HMDS (3000rpm during 30 sec) and
then Shipley 812 resist (4500 rpm during 60
see);
• Soft bake at 90°C during 60 sec.
.
We expose the wafer using Canon stepper (g-line: 365
nm).The resist needs an exposure dose (E) of about
75mJ/cm2 .The intensity is measured and found to
bel5mW/cm2 . So using the equation:
E=I.t
We find an exposure time of 5 seconds.
We develop the wafers on the SVG Track with Shipley
CD-26 developer.
Process:
• Post exposure bake (115°C during 60 see);
• Develop using Shipley CD-26 developer
during 50 sec (puddle rinse, spin dry);
• Hard bake at 125°C during 6Osec,
~m ‘“~“~‘ 1
















9. Determination of the maximum die operating
freouency: die performance.








We suppose CPAR = 3.5fF
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3rd step: oxide etch.
We open a window for the implantation.
We use (B.O.E) to etch the alignment oxide.
Termal Si02 BOE: Si (7:1) 1,000 Almin *
* RIT data, Dr. Fuller, et.aI.
So we need a etch time of 30 seconds to remove the
oxide.
* RIT data, Dr. Fuller, et.al.
—‘30 seconds etching.
5tb step: Pad oxide and LPCVD Nitride:
We grow a 250A oxide using wet oxide at 900°C:
Wet Oxidation: Si + 2H20 (g) —> Si02 + 2H2 (g)
Using the Wet Oxide Growth Chart (Appendix 1), we
need a time of oxidation equal to5 minute in the
furnace.
We finish by a Photoresist Ash and RCA clean.
4th step: P-well implant.
The well-formation process is begun by growing a layer
of scarified oxide on the wafer. A high-energy B






• Rp is the projected range;
• lxRp is the projected straggle;
• N~p is the maximum concentration at x = Rp
0
NR~ — ~xt~Rp
is the dose of the implant
N(2.5xl0~) = lxlO’5.cm3
N(0) = 5x1017.cm3
If we assume that tsRp 0.3XRp , we found:
NRP =1,3x1020cm3
And Rp=l.02x10~cm
Then ARp=3.05x107cm and Ø=9.9x1&3cm2
1
After the growth oxide, we growth the nitride oxide
using LPCVD:
DETAILS FOR RIT 6” LPCVD SYSTEM:
Silicon Nitride (Si3N4) (normal - stociometric):
Temperature = 790-800-8 10 °C Ramp from (door to
pump)
Pressure = 375 mTorr
3SiH2CI2+ 4NH3 = Si3N4 + 91-13 + 3d2
Dichiorosilane (SiH2CI2) Flow = 60 sccm
Ammonia (NH3) Flow = 150 sccm
Rate = 60 A/mm +1- 10 A/mm
We need a layer of 1 oooA so we need a time deposition
of 16mm 40 s.
At the end of the deposition, the wafers appear blue.
2”~ level of photolithography to define the active area
(we use the same process than in the second step).
We etch nitride using BOE:
Nitride BOE7:1 l2OAJmin#
# From Madou Text
We have a i000A nitride thickness so we need an
etching time equal to 8min20sec.
We etch oxide using the same product:
Thermal SiO2BOE (7:1) 1,000 A/mm *
* RIT data, Dr. Fuller, et.al.
We have a 250A nitride thickness so we need an etching
time equal to l5sec.
We finish by etch the oxide using B.O.E.
Termal SiO2 BOE: Si (7:1) 1,000 A/mm. *
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7th step: Field oxide:
We grow a 7500A oxide using steam oxide at 950°C:
Using the Wet Oxide Growth Chart (Appendix 1), we
need a time of oxidation equal to 6 hours in the furnace.
We finish by a photoresist Ash/RCA clean
8th step: Nitride etch, VT adjustment and oxide etch.
Using exactly the same recipe that describe in step
number 6, we etch the nitride using B.O.E.
VT adjustment
We adjust the VT using B] 1 implantation: 2E12/cm2 ~
35 keV.
At the end we etch the oxide using the same recipe than
in the 6th step
9th step: Gate oxide and LPVCD Polysilicon:
The next step consists to growth a I OOA dry oxide at
900°C.
Using the Dry Oxide Growth Chart, we need a time of
oxidation equal to 15 minutes in the furnace.
For the Polysilicon we use the LPVCD Tools.
Polysilicon Deposition:
Temperature = 610 °C
Pressure 300 mTorr
Gas = Silane (SiH4)
Rate = 77 A/mm
The growth rate is 77 A/mm and we need a layer of
i000A so the time deposition is 13 minutes.
10th step: N+ poly dope and Polysilicon R.I.E.
We dope the polysilicon oxide using Emitter Diffusion
Source N250 spin-on dopant (Emulsitone Co.).And we
put the wafer in the furnace at 1000 °C for 20 mm to
make the dopant diffuse in the polysilicon.
The 4th level of photolithography will permit us to etch
the polysilicon using the Drytech Quad RIE tool.
F
11tb step: N+implant and P+ implant:
The ~tl~ level of photolithography will
create the N-implant of the NMOS.
N+ implant: P31 lEl5cm-2 @35keV
The 6~’ level of photolithography will
implant the P-well of the Diode.
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We depose aluminum using the CVC 601.
Rate
240 AJmin.
The last level of photolithography will permit us to etch
the aluminum.
We etch it using “Aluminum Etchant Type A” from
Transene Co.
Then we do a Photoresist strip/RCA clean. And we
finish by an Aluminum sinter-425°C 20 nun H21N2
~
Fig.4. Realization of the inverter in Sub-CMOS.
Ardault, G
We finish this step by a Photoresist strip/RCA clean.
12t~~ step: LTO oxide and contact etch.
We want to growth a 1000 A layer of LPCVD oxide
(LTO)-l000 A
Low Temperature Silicon Oxide:
Temperature: 400 °C
SiH4+ 02 = Si02 + 2H2
Pressure = 250 mTorr
Silane (SiH4) Flow =40 sccm
Oxygen (02) Flow =48 sccm
Rate =70 Almin +/- 10 Almin
Wafers are loaded back to back in caged boat. The boat
is filled with dummy wafer to total 25 wafers.
The growth rate is 70 Almin and we need a layer of
I000A so the time deposition is 15 minutes.
LT densification-source/drain activation anneal-900°C
steam 30 mm.
The 7t~~ level of photolithography will permit us to etch
the contact
We etch the contact using B.0.E.
Si02 (LTO) BOE (7:1) 3,300 Almin #
# From Madou Text
So the time etching is 18 seconds.
We finish by a Photoresist strip! RCA clean.
13tk step: Aluminium sputter and aluminum etch:
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